

Compal Confidential

LA-H011P Schematics Document

intel Coffee Lake S with DDR4 + CNP

AIO M/B

8/21 , 2018

REV : 1.A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-H011P M/B
				Date: Tuesday, August 21, 2018	Rev 1.0
				Sheet 1 of 61	

PCIe Port Table		
No.	Port	Device
5	11	NC
6	12	LAN
7	13	WLAN
8	14	NC
21	27	SSD
22	28	SSD
23	29	SSD
24	30	SSD

SATA Port Table		
No.	Port	Device
1	17	NC
2	18	NC
3	19	SSD
4	20	HDD
5	21	ODD
6	22	NC
7	23	NC
8	24	NC

DDI Port Table		
No.	Port	Device
1	DDI1	HDMI OUT
2	DDI2	NC
3	DDI3	NC

BOARD ID Table	
Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	

SKU ID(Project) Table

SKU (UMA&DIS)	AIO340 CFL-S WW BOM Configure Table
431AEG38L51 UMA	F B U A W I M @ M P S X @ E C N N @
431AEG38L02 Samsung 2G	F B b S X B N A O W I M @ M P N b X F F @ C V @
431AEG38L03 Micron 2G	C F V b S X B N A O P M P i R B @ M P N b X F F @ C N N @
431AEG38L04 Hynix 2G	F B b S X B N A O W I M @ M P N b X F F @ C V @
X4EAE38L01	M P E D M P M @

SKU (UMA&DIS)	AIO340 CFL-S PRC BOM Configure Table
431AEG38L01 UMA	F B U A W I M @ M P S X @ E C N N @
X4EAE38L01	M P E D M P M @

USB2.0 Port Table		
Port	Device	OC# Pin
1	USB 2.0 Rear IO Port 1	OC#0
2	USB 2.0 Rear IO Port 2	OC#0
3	USB 2.0/3.0 (Side IO)	OC#1
4	USB 2.0/3.0 (Rear IO)	OC#2
5	NC	NA
6	NC	NA
7	Web Camera	NA
8	Card Reader	NA
9	TOUCH	NA
14	WLAN/BT	NA

USB3.0 Port Table		
No.	Port	Device
1	1	NC
2	2	USB3.0 (Side IO) GEN2
3	3	NC
4	4	USB3.0 (Rear IO) GEN2
5	5	NC
6	6	NC

BOM Structure Table

BOM Structure	BTO Item
F B	A M O I 6 L 8 P C
@ a H @ x x x	U S P
P @	F S P o h
C N @	C H S P r B t c o t b o y M
M P	M I S P r m o B t
@ M @	M I U P p r m o B t
E D @ N	E D P p r m o B t
@ S @ N	E D U P p r m o B t
U A	M A S U
b S	Q B
S @	X 6 P r V A c o t g
W I M @	W H I M
P @	H I M
N b X @ F	U P n H I M
S @	S H W I M
B t R B @	P i R B H W I M
S K @	S M S e n s i y
N b X	N M S e n s i y
P K F M @	S M S e n s i y M I P m o B t
N b X E @	N M S e n s i y E I P m o B t
M C @	P r G U M a P s e R B
N A O	N G H M S e n s i y
B V @ I A	S C N I
@ P E M @	Q P E M u R B c o p R h
M P	P r A P S U
A B E I M @	M P M I U P p r m o B t
@ M E D @	A P E S u R B c o p R h
M E M @	A P M I P m o B t
C F @	S P C E S D
R A @	S A A S D
@ P	R u R B c o p R h
C V @	R V O p R h
N N @	P r N C N I

Voltage Rails

Power Plane	Description	S0	S3	S4/S5
+DC20V	AC or battery power rail for power circuit.	N/A	N/A	N/A
+RTC_VCC_S5	RTC power	ON	ON	ON*
+3V3_DS_W	3.3V DS_W on power rail	ON	ON	ON*
+3VALW_S5	3.3V always on power rail	ON	ON	ON
+5VALW_S5	5V always on power rail	ON	ON	ON
+12VALW_S5	12V always on power rail	ON	ON	ON
+1.8VALW_S5	1.8V always on power rail	ON	OFF	OFF
+1.05VALW_S5	1.05V always on power rail for PCH	ON	ON	ON
+1.05V_VCCST_S3	1.0V power rail for CPU VCCST	ON	ON	OFF
+1.2V_VDDQ_S3	1.2V power rail for DDR4	ON	ON	OFF
+2.5V_S3	2.5V power rail for DDR4	ON	ON	OFF
+CPU_VCCIO_S0	0.95V power rail for CPU VCCIO	ON	OFF	OFF
+5VS_S0	5V switched power rail	ON	OFF	OFF
+3VS_S0	3.3V switched power rail	ON	OFF	OFF
+12VS_S0	12V switched power rail	ON	OFF	OFF
+1.05VS_VCCSA_S0	+1.5VS on power rail for CPU VCCSA	ON	OFF	OFF
+VCC_CORE_S0	VCC Core voltage for CPU	ON	OFF	OFF
+VCC_GT_S0	Core voltage for CPU graphic	ON	OFF	OFF
+3VS_DGPU_S0	3.3V power rail for DIS graphic	ON	OFF	OFF
+VGA_CORE_S0	VCC Core voltage for GPU	ON	OFF	OFF
+1.05VS_DGPU_S0	1.05V power rail for DIS graphic	ON	OFF	OFF
+1.35VS_VGA_S0	1.35V power rail for VRAM	ON	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus0 Address

Device	Address	HEX
Converter	1001-0100xb	94
GPU	1000-0010xb	82
PCH	1001-0000xb	90

EC SM Bus2 Address

Device	Address	HEX
LCD Backlight	0110-0010xb	62

PCH SM Bus Address

Device	Address	HEX
DDR(JDIMM1)	WRITE:0xA0	READ: 0xA1
DDR(JDIMM2)	WRITE:0xA4	READ: 0xA5


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number	Rev
					LA-H011P M/B	1.0
				Date: Tuesday, August 21, 2018	Sheet 3 of 61	





G3->S0

S0->S3/DS3

S0/DS3->S0

S0->S5





teknisi-indonesia.com








Table 7-1. Mapping of HDMI* Signals for DDI Ports

Port	Digital Display Interface Pins	CRB Digital Display Interface Signals	HDMI* Signals
Port 1	DDI1_TXP[0]	DDI1_LANE0_DP	HDMIx_TX2_DP
	DDI1_TXN[0]	DDI1_LANE0_DN	HDMIx_TX2_DN
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMIx_TX1_DP
	DDI1_TXN[1]	DDI1_LANE1_DN	HDMIx_TX1_DN
	DDI1_TXP[2]	DDI1_LANE2_DP	HDMIx_TX0_DP
	DDI1_TXN[2]	DDI1_LANE2_DN	HDMIx_TX0_DN
	DDI1_TXP[3]	DDI1_LANE3_DP	HDMIx_CLK_DP
	DDI1_TXN[3]	DDI1_LANE3_DN	HDMIx_CLK_DN
	Hot plug detect used by HDMI Port 1	DDPB_HPD	DDI1_HPD_Q
	HDMI DDC lines for Port 1	DDPB_CTRLCLK	DDI1_CTRL_CLK
		DDPB_CTRLDATA	DDI1_CTRL_DATA


HDMI OUT




Direct Connect Interface




EDP to LVDS











CHANNEL-A



PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM

STRETCH GOAL IS 2133 MT/S


(4.0 mm) Reverse Type




CPU Side

Security Classification	Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2018/6/14	Deciphered Date	2018/6/14	File
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DESIGN OR BE LOANED, REPRODUCED, COPIED, REPRODUCED, OR OTHERWISE DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC.			Size	Document Number
			DDR4 DIMMB	Rev 1.0
			LA-H011P/M/B	
			Created	Yumanyi August 21, 2018
			Sheet	10 of 61



INTERLEAVE CHANNELS





```
SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS:0xA4
READ ADDRESS: 0xA5
SA0 = 0; SA1 = 1; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S
```




(8.0 mm) Reverse Type



Security Classification		Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2018/6/14	Deciphered Date	2018/6/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED OUTSIDE OF THE COMPETITIVE DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Doc Number	Rev
				LA-H011P M/B	1.0
Customer	Tuesday, August 21, 2018			Sheet	11 of 61




USB2_COMP
Trace Width = 5 mils
Trace Spacing to Other Signals = 15 mils
Trace Length < 1000 mils





LAN
WLAN(M.2 E-KEY)









Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2018/6/14				Deciphered Date			
2018/6/14				2019/6/14				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
LA-H011P M/B				1.0				Date: Tuesday, August 21, 2018			
Sheet				12				of			
61											






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title	PCH_CLKLPCISP/SMBUS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-H011P M/B	1.0
Date: Tuesday, August 21, 2018				Sheet	14	of 61



Stuff RH56 if EC does not want to
involve in the handshake mechanism
for the DeepSX state entry and exit




This signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.

Functional Strap Definitions

SMLALERT0#

1. The internal Pull-down is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.

2. This signal is in the primary well.
- 
- SMLALERT1#**
This signal has an internal pull-down.
0 = Disable Intel® DCI-OOB (Default)
1 = Enable Intel® DCI-OOB
1. The internal pull-down is disabled after RSMRST# de-asserts.
 2. When used as PCHHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title	PCH HDAISMBUSVPM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-H011P M/B	
				Date:	Tuesday, August 21, 2018
				Sheet	16 of 61

Side USB3.1 Gen2

<38> USB3_CTX_DRX_N2
<38> USB3_CTX_DRX_P2
<38> USB3_CRX_DTX_N2
<38> USB3_CRX_DTX_P2


Rear USB3.1 GEN2

<38> USB3_CTX_DRX_P4
<38> USB3_CTX_DRX_N4
<38> USB3_CRX_DTX_P4
<38> USB3_CRX_DTX_N4



Functional Strap Definitions

External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



Functional Strap Definitions

SML2ALERT#

This signal has a weak internal pull-down.
0 = Master Attached Flash Sharing (MAFS) enabled (Default)
1 = Slave Attached Flash Sharing (SAFS) enabled.


Notes:

1. This signal is in the primary well.


Warning: This strap must be configured to '0' if the eSPI or LPC strap is configured to '0'





for EMI




RPH5 and RH42 are close UH1



SPI ROM 16M Byte



PCH PLTRST Buffer



teknisi-indonesia.com

Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2018/6/14		Deciphered Date		2019/6/14		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								PCH_PCI-E/USB					
								Size		Document Number		Rev	
								Custom		LA-H011P M/B		1.0	
Date		Tuesday, August 21, 2018				Sheet		17 of 61					

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title	PCH_POWER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				LA-H011P M/B		
				Date: Tuesday, August 21, 2018	Sheet 19 of 61	












Table 18-1. GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group G (GPP_G)	VCCPGPPG_3P3 or VCCPRIM_1P8	1.8V or 3.3V
Primary Well Group H (GPP_H)	VCCPGPPHK	1.8V or 3.3V
Primary Well Group I (GPP_I)	VCCPRIM_3P3	3.3V Only
Primary Well Group J (GPP_J)	VCCPRIM_1P8	1.8V Only
Deep Sleep Well Group (GPD)	VCCDSW_3P3	3.3V Only

Note: Except for GPP_G group, the operating voltage of a GPIO group having voltage configurability (3.3V or 1.8V) is selected by both connecting the corresponding power pin and setting the group-voltage-selection soft strap to the desired voltage. GPP_G group voltage is selected by setting the corresponding soft strap only.




Meso/M16M- R16M-M2-50	Exo/R16M-M1-30
<p>GPIO_11, 12, and 13 are added back. The following balls cease to work as GPIOs or designated functional pins, and become VDDC:</p> <ul style="list-style-type: none"> GPIO_1 GPIO_2 GPIO_14_HPD2 GPIO_18_HPD3 <p>The following ball ceases to work as a GPIO or designated functional pin, and becomes NC:</p> <ul style="list-style-type: none"> GPIO_7_BLON <p>"Topaz" allocates 11 more VDDC balls so that the total number of VDDC balls becomes 36. The following functional balls on earlier generations of ASICs are reassigned as the additional VDDC balls:</p> <ul style="list-style-type: none"> VARY_BL (AB11) DIGON (AB12) GENERIC (AB13) GENERIC (W9) DDC2CLK (AC11) DDC2DATA (AC13) HPD1 (AC14) GPIO_1 (U10) GPIO_2 (T10) GPIO_18 (W10) GPIO_14_HPD2 (Y9) 	<p>The following balls cease to work as GPIOs or designated functional pins, and become NC:</p> <ul style="list-style-type: none"> GPIO_1 GPIO_2 GPIO_7_BLON GPIO_11 GPIO_12 GPIO_13 GPIO_14_HPD2 GPIO_18_HPD3 <p>"Jet"/"Sun" has a total of 25 VDDC balls. The 11 balls listed in the "Topaz" column are NC on "Jet"/"Sun".</p>



When PS_2 bit 3=0, PS_0 bits [3:1] define the size of the Primary Memory Aperture as per table opposite

PS_0[3] romidfg_2	PS_0[2] romidfg_1	PS_0[1] romidfg_0	Memory Aperture Size
0	0	0	128 MB
0	0	1	256 MB
0	1	0	64 MB
0	1	1	Reserved
1	0	0	512 MB-Not Supported
1	0	1	1 GB-Not Supported
1	1	0	2 GB-Not Supported
1	1	1	4 GB-Not Supported




Capacitor Divider Lookup Table		
Cap (nF)	Bitd [5:4]	
680nF	00	
82nF	01	
10nF	10	
NC	11	

Resistor Divider Lookup Table		
R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

MLPS MEMORY ID Setting:						
Board Config[2:0]		Memory Type	Configuration	Channel Size	Vendor P/N	Compal P/N
ID	[2:0]					
0	000	Samsung gDDR5	128Mx32 2PCS	1GB	K4G41325FE-HC28	SA00009T140
1	001	Hynix gDDR5	128Mx32 2PCS	1GB	H5GCH244TR-T2C	SA00008H000
2	010	Micron gDDR5	256Mx32 2PCS	2GB	MT51T256M32HF-70:A	SA00009T100
3	011	Samsung gDDR5	256Mx32 2PCS	2GB	K4G80325FE-HC28	SA00009D210
4	100	Hynix gDDR5	256Mx32 3PCS	2GB	H5GCH244TR-ROC	SA00009D100


X7668038L01 : RV20 = NC, RV22 = 4.75K
X7668038L02 : RV20 = 8.45K, RV22 = 2K
X7668038L03 : RV20 = 4.53K, RV22 = 2K
X7668038L04 : RV20 = 6.98K, RV22 = 4.99K




Part Number	SA00009U120	SA00009D220	SA00009U130
Manufacturer	H1G 2G	S2G 2G	M2G 2G

Security Classification		Compal Secret Data	
Issued Date	2018/6/14	Deciphered Date	2018/6/14
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPATIBLE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title R17M-M1-70(2/6) MSIC Date: Tuesday, August 21, 2018 Sheet 22 of 61	

+1.8VALW TO +1.8VGS
+0.95VALW TO +0.95VGS
Load switch




+3VALW to +3VGS





DGPU Power Sequence

All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.




- 1.the 3.3-V rail ramp up first.
- 2.the 0.95-V rail reach at least 90% of its nominal value no later than 2 ms from the start of VDDC ramping up




No Use GPU Display Port output






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title	R17M-M1-70 (3/6)_PWR/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-H011P M/B
				Date	Tuesday, August 21, 2018
				Sheet	23 of 61
				Rev	1.0




teknisi-indonesia.com








Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title	R17M-M1-70(4/6) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	1.0
				Document Number	LA-H011P M/B
				Date	Tuesday, August 21, 2018
				Sheet	24 of 61







GAIN1	GAIN0	AV (inv)	INPUT IMPEDANCE
0	0	20dB	60Kohm
0	1	26dB	30Kohm
1	0	32dB	15Kohm
1	1	36dB	9Kohm





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title	R17M-M1-70(6/6)_VDDR1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-H011P M/B	1.0
				Date:	Tuesday, August 21, 2018	Sheet
						26 of 61


Memory Partition A Lower
-32 bits



建議線路
0.1ux8,1ux8,10ux1
for 1pcs VRAM X32







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-H011P M/B	
				Date	Rev
				Tuesday, August 21, 2018	1.0
				Sheet	27 of 61

Memory Partition A Upper
- 32 bits



建議線路
0.1ux8,1ux8,10ux1
for 1pcs VRAM X32










Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title GDDR5 A Upper			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				LA-H011P M/B			1.0
				Date:	Tuesday, August 21, 2018	Sheet	28 of 61










		Pin 45	
		0	1
Pin 46	0	X	X
	1	EP Mode	EEPROM

		Pin 47	
		0	1
Pin 48	0	X	EP Mode
	1	ROM	EEPROM

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title	LVDS Converter RTD2136N
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-H011P M/B	
				Date	Tuesday, August 21, 2018
				Sheet	29 of 61
				Rev	1.0




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title	LVDS/Convertoor/CAM/Touch
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custm	LA-H011P M/B
				Date:	Tuesday, August 21, 2018
				Sheet	30 of 61




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2018/6/14	Deciphered Date		2019/6/14		Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI IN Size Document Number			Rev 1.0
				LA-H011P M/B			
				Date: Tuesday, August 14, 2018			Sheet 31 of 61




SATA HDD Conn.



SATA ODD Conn





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RELIANCE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-H011P M/B	1.0
				Date: Tuesday, August 21, 2018	Sheet 32 of 61




CCR4,CCR5 place close to JCR1.6

teknisi-indonesia.com



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CardReader RTS5176			
				Size	Document Number	Rev	
				Custom	LA-H011P M/B	1.0	
				Date:	Tuesday, August 21, 2018	Sheet	33 of 61

WLAN (WIFI/BT Combo)




WLAN Conn.
NGFF E-KEY

TPM 2.0 Co-lay

- 1.Nuvton_NPCT650LBAYX
- 2.ST_ST33HTPH2E32AAE8
- 3.Infineon_SLB 9670







NEW PART: Nuvton NPCT650LBAYX (Default)
Infineon SLB 9670
ST ST33HTPH2E32AAE8





TPM/TCM IC





Pop / Un-pop For Co-lay	RTP1	RTP10	BOM Config
Nuvton_NPCT650LBAYX (SPI)	V	V	Nuvton@+TPM@
ST_ST33HTPH2E32AAE8(SPI)	X	X	ST@+TPM@
Infineon_SLB 9670(SPI)	X	X	Infineon@+TPM@








Security Classification		Compal Secret Data		Compal Electronics, Inc. HD Audio Codec ALC233	
Issued Date		Deciphered Date		Title LA-H011P M/B	
2018/6/14		2019/6/14		Size Custom	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE THE SUBJECT OF THE COMPANY'S DISCLOSURE OF INFORMATION TO ANY OTHER PARTY OR BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number LA-H011P M/B	
				Rev 1.0	
				Date: Tuesday, August 21, 2018	
				Sheet 36 of 61	






H	D = D2
---	--------





















Rear USB2.0 Conn.




Rear USB2.0 Conn.








THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number LA-H011P M/B	Rev 1.0
Date:	Tuesday, January 21, 2018	Sheet	40 of 61



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title FAN/Thermal Sensor		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				LA-H011P M/B		
Date: Tuesday, August 21, 2018				Sheet	41	of 61

**BARCODE**

WIFI Hole




SSD Hole



Other Hole


Screw Hole

4.0 mm x 6




CPU Hole

5.4mm x 4





3.8 mm x 3












GPU Hole


3.3 mm x 2



Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR SW/LED/SCREW	
Issued Date	2018/6/14	Deciphered Date	2019/6/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				LA-H011P M/B	
Date: Tuesday, August 21, 2018		Sheet 43 of 61			



[illegible]




W/O INA300 : PL3,PL4 pop
W/ INA300: PR1 pop

Main source: PZ0703EK
PD = $I^2 \cdot R_{ds(on)} = 6^2 \cdot 7m \text{ ohm} = 0.252W$
 $\theta_{JA} = 50^\circ C/W \cdot 0.252W = 12.6^\circ C$

Second source: AON6405L
PD = $I^2 \cdot R_{ds(on)} = 6^2 \cdot 7m \text{ ohm} = 0.252W$
 $\theta_{JA} = 50^\circ C/W \cdot 0.252W = 12.6^\circ C$

Third source: SIR403EDP-T1-GE3
PD = $I^2 \cdot R_{ds(on)} = 6^2 \cdot 6.5m \text{ ohm} = 0.234W$
 $\theta_{JA} = 65^\circ C/W \cdot 0.234W = 15.21^\circ C$

main source : LOTES AJAK0031-P002A
second source: Drapho PJSS0056-C011H




$$P = I^2 \cdot R(\max) = 0.3636W$$

$$P = I^2 \cdot R(\max) = 0.3636W$$

W/APL3573: PRB13 pop/ PR1 & PL1012/PL1013 unpop

Current Limit Function





90W:
Full Load(100%) --> 4.5A
Vtrip=4.5*10m=45mV
VLimit=Vtrip; Rlimit=(45mV+0.5mV)/20uA= 2.275K


Trigger(116.7%) --> 5.25A (@ 105W)
Vtrip=5.25*10m=52.5mV
Rlimit=(52.5mV+0.5mV)/20uA=2.65K
Select Rlimit=2.61K
I_Trigger-->5.22A

DIS SKU 120W:
Full Load(100%) --> 6A
Vtrip=6*10m=60mV
VLimit=Vtrip; Rlimit=(60mV+0.5mV)/20uA= 3.025K
Trigger(112.5%) --> 6.75A (@ 135W)
Vtrip=6.75*10m=67.5mV
Rlimit=(67.5mV+0.5mV)/20uA=3.4K
Select Rlimit=3.4K
I_Trigger-->6.75A


01/10 SIT modify



soldering short



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/18	Deciphered Date	2013/12/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				DCIN / CONN	0.1
				Date: Tuesday, August 21, 2018	Sheet 47 of 60



+3VALWP
 $V_{in} = 20V$
 $I_{in} = 3.3 \times 7.87 / 0.85 / 20$
 $= 1.42A$


$V_{out} = V_{fb} \times [1 + (R_t/R_b)]$
 $= 2 \times [1 + (13.3K/20K)]$
 $= 3.3V$

+3VALWP
 $I_{max} = 5.11$; $I_{peak} = 7.3$; $F_{sw} = 355KHz$
 $I_{ocp} = (R_{cs1} \times I_{trip}) / (8 \times R_{dson})$
 $R_{ds} : L/S \rightarrow typ: 10.2m\Omega$; $max: 14m\Omega$
 $I_{trip} = 9-11 \mu A$
 $I_{ocp(set)} = 12.03A-12.25A$
 $I_{in_ripple} = 1.9A$
 $Output\ Cap. ESR = 1.7m\Omega$
 $\Delta IL = [(V_{in} - V_o) / L] \times [(V_{out} / V_{in}) \times T] = 1.651A$
 $LIR = \Delta IL / I_{peak} = 0.226$
 $C_{out} = [L \times (I_{out} + \Delta IL / 2)^2] / [(V_{out} + \Delta V)^2 - V_{out}^2]$
 $= 376.39\mu F$
 $CINBULK = I_{Load} \times V_{out} \times (V_{in} - V_{out}) / (F_{sw} \times V_{in}^2 \times VINPP) = 0.99\mu F$

+5VALWP
 $V_{in} = 20V$
 $I_{in} = 5 \times 7 / 0.85 / 20$
 $= 2.06A$

$V_{out} = V_{fb} \times [1 + (R_t/R_b)]$
 $= 2 \times [1 + (30K/20K)]$
 $= 5V$



+5VALWP
 $I_{max} = 4.9A$, $I_{peak} = 7A$; $F_{sw} = 300KHz$
 $I_{ocp} = (R_{cs1} \times I_{trip}) / (8 \times R_{dson})$
 $R_{ds} : L/S \rightarrow typ: 10.2m\Omega$; $max: 14m\Omega$
 $I_{trip} = 9-11 \mu A$
 $I_{ocp(set)} = 11.96A-12.18A$
 $I_{in_ripple} = 2.12A$
 $Output\ Cap. ESR = 1.7m\Omega$
 $\Delta IL = [(V_{in} - V_o) / L] \times [(V_{out} / V_{in}) \times T] = 2.660A$
 $LIR = \Delta IL / I_{peak} = 0.38$
 $C_{out} = [L \times (I_{out} + \Delta IL / 2)^2] / [(V_{out} + \Delta V)^2 - V_{out}^2]$
 $= 180.6\mu F$
 $CINBULK = I_{Load} \times V_{out} \times (V_{in} - V_{out}) / (F_{sw} \times V_{in}^2 \times VINPP) = 1.53\mu F$



teknisi-indonesia.com

+2.5VP
Vin =5V
Iin = 2.5*2.24/0.85/5
=1.32A

+2.5VP
Ipeak=2.24A ;Fsw=1MHz
ILimit=4A
Iin_ripple=0.75A
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=0.568A
LIR=Delta IL/Ipeak=0.25
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=11.8uF
CINBULK=ILoad*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.78uF



+2.5VP
Imax=1.568, Ipeak=2.24A ;
Current Limit=3.6A(Typ)~4.2A(Max)


RT9059:
Quiescent Current (GND Current)
IQ(typ)=0.6mA
PD =(Vin-Vout)*Iout + Vin*IQ =1.26W
θ JA= 33.7°C/W=42.3°C

Vout = Vfb*[1+(Rt/Rb)]
= 0.8*[1+(34K/16K)]
= 2.5V


```
Fsw=290K
lin_ripple= 0.75A
Output Cap. ESR=17mohm
Rds L/S --> typ: 12.1mohm ; max: 14mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=1.559A
LIR=Delta IL/Ipeak=0.347
Cout=[L*(Iout+DeltaIL)^2]/[(Vout+Delta V)^2-Vout^2]
=504.19uF
CINBULK=ILoad*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.27uF
```

```
1st source: RT8237EZQW
2nd srouce:TPS51212DSCR
3rd srouce: APW8828
```

Compal Electronics, Inc.
VPCH 1.0VP/+12VSP




Security Classification	Compal Secret Data		Title
Issued Date	2013/08/29	Deciphered Date	2013/08/29
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT WITHOUT THE WRITTEN AUTHORIZATION BY COMPETENT DIVISION. THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			<p>Compal Electronics, Inc.</p> <p>+VPCH 1.0VP/+12VSP</p> <p>Rev. 0</p>
Date:	Thursday, August 21, 2018	Sheet	51 of 60

+12VSP
 $V_{in} = 20V$
 $I_{in} = 12 \cdot 1.83 / 0.85 / 20$
 $= 1.29A$

```
main source : RT8296A
second srouce:UP1735P
```


7X7X3
Isat: 13.5A
DCR: 40mΩ (Max)



$$\begin{aligned} V_{out} &= V_{fb} \cdot [1 + (R_t/R_b)] \\ &= 0.8 \cdot [1 + (140K/10K)] \\ &= 12V \end{aligned}$$

```
+12VSP
Imax=0.882A,Ipeak=1.26A ; Fsw=340KHz
Current Limit=4.1A(Min)
in_ripple=1.04A
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=3.004A
LIR=Delta IL/Ipeak=0.75
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=1.24uF
CINBULK=ILoad*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.27uF
```



Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> +12VSP	
Issued Date	2013/08/29	Deciphered Date	2017/10/19	Title	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev. 0
				Date:	Tuesday, August 21, 2018
				Sheet	52 of 63




RT9059:
Quiescent Current (GND Current)
 $I_Q(\text{typ})=0.6\text{mA}$
 $P_D=(V_{in}-V_{out})\cdot I_{out} + V_{in}\cdot I_Q = 0.542\text{W}$
 $\theta_{JA} = 33.7^\circ\text{C/W} = 18.27^\circ\text{C}$


```
main source : RT9059GSP
second srouce: APL5933CKAI
```

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/12/26	Deciphered Date	2017/10/19	Title +1.8VALWP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPATENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.1
				Date:	Tuesday, August 21, 2016	Sheet



```
+VGA_CORE [AMD R17M-X1-70]
TDC=28A; Ipeak=42A; Iccp=63A
Fsw=400K
Inductor DCR=1mohm
Output Cap. ESR=10mohm
Rds H/S --> type: 4.8mohm; max: 7mohm
L/S --> type: 2.1mohm; max: 3.3mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=8.727A
LIR=Delta IL*(1+Vout/Vin)/Vout=0.152A
Calc [L*(Vout+Delta IL)^2]/(2)*[(Vout+Delta V)^2-Vout^2]=
=1502.1uF
CINBUK=Load*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.81uF
```

Security Classification	Compul Secret Data		 Compul Electronics, Inc.	
Issued Date	2013/08/29	Deciphered Date	2013/08/29	Title VGA CORE(R813)
THIS SHEET OF INTELLECTUAL PROPERTY IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY DISCLOSURE OR REPRODUCTION OF THIS SHEET OR ANY CONTENTS OF THE SHEET WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET IS THE PROPERTY OF COMPUL ELECTRONICS, INC. AND IT IS TO BE KEPT IN THE STRICTEST CONFIDENTIALITY. ANY DISCLOSURE OR REPRODUCTION OF THIS SHEET OR ANY CONTENTS OF THE SHEET WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. IS STRICTLY PROHIBITED.			Size <input type="text"/> Document Number	Rev <input type="text"/> 01
MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			Date <input type="text"/> Tuesday, July 31, 2018	Sheet <input type="text"/> 35 of <input type="text"/> 51




NS0IX@ for non-morden standby

+0.95VSP
 $I_{max}=5.845$, $I_{peak}=8.35A$; $F_{sw}=290KHz$
 $I_{ocp}=(R_{cs1}*I_{trip})/R_{dson}$
 $R_{ds} : L/S \rightarrow typ:10.2mohm ; max: 14mohm$
 $I_{trip}=9-11 \mu A$
 $I_{ocp(set)}=11.3-13.59A$
 $I_{in_ripple}=1.24A$
 $Output\ Cap.\ ESR=17mohm$
 $\Delta IL=[(V_{in}-V_o)/L]*[(V_{out}/V_{in})*T]=2.08A$
 $LIR=\Delta IL/I_{peak}=0.249$
 $C_{out}=[L*(I_{out}+\Delta IL/2)^2]/[(V_{out}+\Delta V)^2-V_{out}^2]$
 $=1293.74\mu F$
 $CINBULK=I_{Load}*V_{out}*(V_{in}-V_{out})/(F_{sw}*V_{in}^2*VINPP)=0.46\mu F$

+0.95VSP
 $V_{in} = 20V$
 $I_{in} = 0.95*8.35/0.85/20$
 $= 0.466A$


VR	LPM	G1	G0	Vout
VCCIO	1	0	1	0.95V



Security Classification		Compal Secret Data							
Issued Date		2010/01/25		Deciphered Date		2017/10/19		Title	
								+CPU_VCCIO_+0.95VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									
Size		Custom		Document Number				Rev 0.1	
Date:		Tuesday, August 21, 2018		Sheet		56		of 60	

$$\begin{aligned} V_{out} &= V_{fb} \cdot [1 + (R_t/R_b)] \\ &= 0.8 \cdot [1 + (9.53\text{K}/30\text{K})] \\ &= 1.0541\text{V} \end{aligned}$$

```
+VCCSAP_1.05V_S0
Vin =20V
Iin =1.05*11/0.85/20
      =0.679A
```



```
+1.05VSP
Imax=7.7A,Ipeak=11A ;Fsw=300KHz
Iocp=(Rcs1*Itrip)/Rdson
Rds : L/S --> typ:11mohm ; max: 17.5mohm
```

```

Iocp(set):-17.2A
Iin_ripple=1.72A
Output Cap. ESR=9mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=2.21A
LIR=Delta IL/Ipeak=0.201
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=1029.17uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.46uF


```

+VCCSAP_1.05V_S0 

soldering short

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2013/08/29	Deciphered Date	2013/08/29	Title	P53 PWR-RT8123B(VCCSA 1.05VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev 1.0	
				Date	Tuesday, August 21, 2018	Sheet

Intel Coffeelake IMVP8 POWER CFL - S-LINE 82/62/42/22 35W 4+2 PHASE




CFL-S-LINE 82/62/42/22 35W

```

+CPU_CORE
TDC=74A,Ipeak=104A Fsw=400K,OCF:135A - 176.8A
Inductor DCR=1.1mohm
Output Cap. ESR=10mohm
Rds H/S --> typ: 4.8mohm ; max: 7mohm
L/S --> typ: 2.1mohm ; max: 3mohm
Delta IL=[(Vin-Vo)/L]*((Vout/Vin)*T)=6.267A
LIR=Delta IL/Ipeak=0.241
Cout=[L*(Iout-DeltaIL/2)*2]/((Vout+Delta V)^2-Vout^2)
=1110.10
CINBUK=L*IloadVout*(Vin-Vo)/((Vout+Vin)^2-VINPE)=1.03uF

+GFX_CORE
TDC=25A,Ipeak=35A Fsw=400K,OCF:45.5A -59.5A
Inductor DCR=1.1mohm
Output Cap. ESR=10mohm
Rds H/S --> typ: 4.8mohm ; max: 7mohm
L/S --> typ: 2.1mohm ; max: 3mohm
Delta IL=[(Vin-Vo)/L]*((Vout/Vin)*T)=6.267A
LIR=Delta IL/Ipeak=0.358
Cout=[L*(Iout-DeltaIL/2)*2]/((Vout+Delta V)^2-Vout^2)
=577.19uF
CINBUK=L*IloadVout*(Vin-Vo)/((Vout+Vin)^2-VINPP)=0.69uF

```




Compal Electronics, Inc.

Security Classification	Compil Secret Data			
Issued Date	2010/01/25	Deciphered Date	2017/10/19	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT TO ANY OTHER AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU CORE 1 Doc Number Date Tuesday, August 21, 2018 19:58 of 60

soldering short



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/11/25	Deciphered Date	2015/11/25	Title	CONVERTER/B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.1
				LA-D952P M/B		
				Date:	Sheet 58 of 60	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/18	Deciphered Date	2013/12/18	Title	Power Rail
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	0.1
				Date: Tuesday, August 21, 2018	Sheet 60 of 60